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Correspondence
Corrections to “A Three-Dimensional Simulation Study of
the Performance of Carbon Nanotube Field-Effect
Transistors With Doped Reservoirs
and Realistic Geometry”
Gianluca Fiori, Giuseppe Iannaccone, and Gerhard Klimeck
The authors would like to make corrections to some results presented in [1], due to a wrong cutoff value assumed for the computation of the charge density. In particular, in order to avoid numerical
problems associated with the integration of the local density of states,
such a quantity had been taken to be equal to zero below the cutoff.
This cutoff was removed from our code in 2006, and therefore, results
in our subsequent papers on carbon nanotubes (CNTs) are correct
[2]–[5]. Despite the fact that tests performed at the time seemed to
demonstrate that simulations were correct, very recent simulations of
ours, triggered by comments from Prof. D. L. Pulfrey on our obtained
fT values, have invalidated the already published results. Indeed,
the assumed cutoff has resulted to be too high, leading to a charge
underestimation in the channel, and fT values are even higher than the
maximum values expected for CNT devices [6].
This errata corrects Figs. 5–11, and 13 of the original paper and adds
Fig. 14. Changed figures are presented with the same numbering as in
that paper.
The results in Figs. 5 and 6 still show that CNT-FETs satisfy the
International Roadmap for Semiconductors (ITRS) requirements for
the Ion currents, even if the correct results differ from the previous
ones by almost a factor of 4.5. As a consequence, the current per
unit length is almost 1.2 times larger than the expected for highperformance devices at the 32-nm technology node (hp32: effective
gate length equal to 13 nm) and is 1.1 times larger for the 22-nm
technology node (hp22: effective gate length equal to 9 nm).
Since, after corrections, the Ion decreased and Ioﬀ increased, the
Ion /Ioﬀ ratio degraded, as shown in Fig. 7(b). As shown, ITRS
requirements (Ion /Ioﬀ ≈ 7000) are not satisfied. This however does
not mean that CNTs have poor performance from the Ion /Ioﬀ point
of view. In Fig. 14, transfer characteristics for an L = 10 nm CNT
device computed for different VDS are shown. As can be noted, Ioﬀ
decreases as drain-to-source voltages are decreased. As a consequence,
it is possible to define, by means of gate workfunction tuning, a voltage
window in which the Ion /Ioﬀ ratio satisfies the ITRS requirements.
For example, for VDS = 0.6 V, we obtain an Ion /Ioﬀ ratio that is equal
to 7200.
Since τ and fT depend on Ion and gm , Fig. 13 has to be corrected. In
particular, the intrinsic delay is increased, while the cutoff frequencies
decrease by almost a factor of four and are comparable with the analytical values found by Burke [7]. Compared to the ITRS requirements
for the hp22-technology node, the obtained τ ’s are at least 2.3 times
smaller.
Part of the corrected figures previously appeared in an International
Electron Devices Meeting paper [8]. Corrections in these errata also
apply to those results.
Manuscript received January 9, 2008. The review of this paper was arranged
by Editor M. Reed.
Color versions of one or more of the figures in this paper are available online
at http://ieeexplore.ieee.org.
Digital Object Identifier 10.1109/TED.2008.917329

Fig. 5. (a) On-current per unit width as a function of the channel length for
a double-gate CNT-FET (2-nm lateral dielectric between adjacent nanotubes).
(b) Ion current per nanotube as a function of the nanotube diameter, for an
L = 7 nm double-gate CNT-FET. tox = 2 nm, and f = 5 × 10−3 .

Fig. 6. (a) On-current as a function of the nanotube normalized-density per
unit length ρ = d/T for a double-gate CNT-FET with L = 15 nm. (b) Offcurrent as a function of the channel length for a double-gate CNT-FET.

Fig. 7. (a) Off-current as a function of the nanotube normalized-density
per unit length ρ = d/T for a double-gate CNT-FET with L = 15 nm.
(b) Ion /Ioﬀ ratio as a function of the nanotube normalized-density per unit
length ρ = d/T for a double-gate CNT-FET with L = 15 nm.

Fig. 9. Transfer characteristics for the double-gate CNT-FET with L = 7 nm,
for VDS = 0.5 and 0.8 V; tox = 2 nm, and f = 5 × 10−3 .
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Fig. 10. Transfer characteristics for the double-gate CNT-FET with L =
7 nm, for VDS = 0.5 and 0.1 V; tox = 1 nm, and f = 5 × 10−3 .
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Fig. 14. Transfer characteristics for an L = 10 nm channel device, computed
for different VDS .
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Fig. 11. Transconductance as a function of the gate voltage for double-gate
CNT-FETs with different channel lengths: L = 5, 7, and 10 nm; tox = 2 nm;
VDS = 0.8 V; and f = 5 × 10−3 .

Fig. 13. (a) Inverse of the intrinsic device speed, defined as τ =
CG VDD /Ion as a function of the channel length for double-gate CNT-FET,
where VDD = 0.8 V and CG is the gate capacitance. (b) Cutoff frequency as
a function of the gate length, for the double-gate CNT-FET. tox = 2 nm, and
f = 5 × 10−3 .
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